Location: San Jose, CA
Description: Our client is seeking RTL Design engineer contract in Austin TX or San Jose, CA.
The ideal candidate should have a BS or MS degree in EE or CS or related degrees and 10 or more years of industry experience in RTL design verification for CPUs or DSPs, and the following qualifications:
1. RTL implementation level understanding of CPUs
2. Hands-on experience with RTL design of several CPU subsystems, such as CPU caches, branch predictors, execution units, Load/store pipeline, and last level cache controllers
3. Understanding CPU design verification flow and UVM based Design verification flows where embedded CPUs are used and coordinating with verification teams
4. Familiarity with interconnect and debug interfaces such as AXI, ACE, CHI, APB, etc.
5. Strong written and verbal communication skills
6. Capability to work in international and diverse environments.
Subscribe to job alerts and upload your resume!
*By registering with our site, you agree to our
Terms and Privacy Policy.